 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 1. Cyclone III Device Data Sheet CIII52001-3.3 This chapter describes the electric characteristics, switching characteristics, and I/O timing for Cyclone(R) III devices. A glossary is also included for your reference. Electrical Characteristics The following sections provide information about the absolute maximum ratings, recommended operating conditions, DC characteristics, and other specifications for Cyclone III devices. Operating Conditions When Cyclone III devices are implemented in a system, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of Cyclone III devices, system designers must consider the operating requirements in this document. Cyclone III devices are offered in commercial, industrial, and automotive grades. Commercial devices are offered in -6 (fastest), -7, and -8 speed grades. Industrial and automotive devices are offered only in -7 speed grade. 1 In this chapter, a prefix associated with the operating temperature range is attached to the speed grades; commercial with "C" prefix, industrial with "I" prefix, and automotive with "A" prefix. Commercial devices are therefore indicated as C6, C7, and C8 per respective speed grades. Industrial and automotive devices are indicated as I7 and A7, respectively. Absolute Maximum Ratings Absolute maximum ratings define the maximum operating conditions for Cyclone III devices. The values are based on experiments conducted with the device and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied at these conditions. Table 1-1 lists the absolute maximum ratings for Cyclone III devices. 1 Conditions beyond those listed in Table 1-1 cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time has adverse effects on the device. Table 1-1. Cyclone III Devices Absolute Maximum Ratings Symbol VC CINT VC CIO VC CA VC CD_P LL VI Parameter Supply voltage for internal logic Supply voltage for output buffers Supply voltage (analog) for phase-locked loop (PLL) regulator Supply voltage (digital) for PLL DC input voltage (Note 1) Min -0.5 -0.5 -0.5 -0.5 -0.5 (Part 1 of 2) Max 1.8 3.9 3.75 1.8 3.95 Unit V V V V V (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-2 Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics Table 1-1. Cyclone III Devices Absolute Maximum Ratings Symbol IOUT VES DHBM VES DCDM TS TG TJ Parameter DC output current, per pin Electrostatic discharge voltage using the human body model Electrostatic discharge voltage using the charged device model Storage temperature Operating junction temperature (Note 1) Min -25 -- -- -65 -40 (Part 2 of 2) Max 40 2000 500 150 125 Unit mA V V C C Note to Table 1-1: (1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the power supply. Maximum Allowed Overshoot or Undershoot Voltage During transitions, input signals may overshoot to the voltage listed in Table 1-2 and undershoot to -2.0 V for a magnitude of currents less than 100 mA and for periods shorter than 20 ns. Table 1-2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the lifetime of the device. The maximum allowed overshoot duration is specified as percentage of high-time over the lifetime of the device. 1 A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.2 V can only be at 4.2 V for 10.74% over the lifetime of the device; for device lifetime of 10 years, this amounts to 10.74/10ths of a year. Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics 1-3 Table 1-2. Cyclone III Devices Maximum Allowed Overshoot During Transitions over a 10-Year Time Frame (Note 1) Symbol Parameter Condition VI = 3.95 V VI = 4.0 V VI = 4.05 V VI = 4.10 V VI = 4.15 V VI = 4.20 V Vi AC Input Voltage VI = 4.25 V VI = 4.30 V VI = 4.35 V VI = 4.40 V VI = 4.45 V VI = 4.50 V VI = 4.60 V VI = 4.70 V Note to Table 1-2: (1) Figure 1-1 shows the methodology to determine the overshoot duration. In the example in Figure 1-1, overshoot voltage is shown in red and is present on the input pin of the Cyclone III device at over 4.1 V but below 4.2 V. From Table 1-1, for an overshoot of 4.1 V, the percentage of high time for the overshoot can be as high as 31.97% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) x 100. This 10-year period assumes the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal. For lower I/O toggle rates and situations in which the device is in an idle state, lifetimes are increased. Overshoot Duration as % of High Time 100 95.67 55.24 31.97 18.52 10.74 6.23 3.62 2.1 1.22 0.71 0.41 0.14 0.047 Unit % % % % % % % % % % % % % % (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-4 Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics Figure 1-1 shows the methodology to determine the overshoot duration. Figure 1-1. Cyclone III Devices Overshoot Duration 4.2 V 4.1 V 3.3 V T T Recommended Operating Conditions This section lists the functional operation limits for AC and DC parameters for Cyclone III devices. The steady-state voltage and current values expected from Cyclone III devices are provided in Table 1-3. All supplies must be strictly monotonic without plateaus. Table 1-3. Cyclone III Devices Recommended Operating Conditions Symbol VC CINT (3) Parameter Supply voltage for internal logic Supply voltage for output buffers, 3.3-V operation Supply voltage for output buffers, 3.0-V operation Supply voltage for output buffers, 2.5-V operation Supply voltage for output buffers, 1.8-V operation Supply voltage for output buffers, 1.5-V operation Supply voltage for output buffers, 1.2-V operation VC CA (3) VC CD_P LL (3) VI VO Supply (analog) voltage for PLL regulator Supply (digital) voltage for PLL Input voltage Output voltage (Note 1), (2) (Part 1 of 2) Min 1.15 3.135 2.85 2.375 1.71 1.425 1.14 2.375 1.15 -0.5 0 Typ 1.2 3.3 3 2.5 1.8 1.5 1.2 2.5 1.2 -- -- Max 1.25 3.465 3.15 2.625 1.89 1.575 1.26 2.625 1.25 3.6 VCC IO Unit V V V V V V V V V V V Conditions -- -- -- -- -- -- -- -- -- -- -- VC CIO (3), (4) Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics 1-5 Table 1-3. Cyclone III Devices Recommended Operating Conditions Symbol Parameter (Note 1), (2) (Part 2 of 2) Min 0 -40 -40 -40 50 s 50 s -- Typ -- -- -- -- -- -- -- Max 85 100 125 125 50 ms 3 ms 10 Unit C C C C -- -- mA Conditions For commercial use For industrial use TJ Operating junction temperature For extended temperature (5) For automotive use Standard power-on reset (POR) (6) Fast POR (7) tRAM P Power supply ramp time Magnitude of DC current across PCI-clamp diode when enabled IDiode -- Notes to Table 1-3: (1) VCC IO for all I/O banks must be powered up during device operation. All VCCA pins must be powered to 2.5 V (even when PLLs are not used), and must be powered up and powered down at the same time. (2) VCC D_P LL must always be connected to VCCINT through a decoupling capacitor and ferrite bead. (3) The VCC must rise monotonically. (4) All input buffers are powered by the V C CIO supply. (5) The I7 devices support extended operating junction temperature up to 125C (usual range is -40C to 100C). When using I7 devices at the extended junction temperature ranging from -40C to 125C, select C8 as the target device when designing in the Quartus(R) II software. The I7 devices meet all C8 timing specifications when I7 devices operate beyond 100C and up to 125C. (6) POR time for Standard POR ranges between 50-200 ms. Each individual power supply should reach the recommended operating range within 50 ms. (7) POR time for Fast POR ranges between 3-9 ms. Each individual power supply should reach the recommended operating range within 3 ms. DC Characteristics This section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) tolerance, and bus hold specifications for Cyclone III devices. Supply Current Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Use the Excel-based early power estimator (EPE) to get the supply current estimates for your design because these currents vary largely with the resources used. Table 1-4 lists I/O pin leakage current for Cyclone III devices. Table 1-4. Cyclone III Devices I/O Pin Leakage Current (Note 1), (2) Symbol II IOZ Parameter Input pin leakage current Tristated I/O pin leakage current Conditions VI = 0 V to VCCIOMAX VO = 0 V to VCCIOMAX (Part 1 of 2) Device -- -- Min -10 -10 Typ -- -- Max 10 10 Unit A A (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-6 Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics Table 1-4. Cyclone III Devices I/O Pin Leakage Current (Note 1), (2) Symbol Parameter Conditions (Part 2 of 2) Device EP3C5 Min -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Typ 1.7 1.7 3.0 3.5 4.3 5.2 6.5 8.4 11.3 11.3 11.4 18.4 18.6 18.7 18.9 19.2 4.1 4.1 8.2 8.2 8.2 8.2 8.2 8.2 0.6 0.6 0.9 0.9 1.3 1.3 1.3 1.2 (3) (3) (3) (3) Max Unit mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA EP3C10 EP3C16 ICC INT0 VCC INT supply current (standby) VI = ground, no load, no toggling inputs, TJ = 25C EP3C25 EP3C40 EP3C55 EP3C80 EP3C120 EP3C5 EP3C10 EP3C16 ICC A0 VCC A supply current (standby) VI = ground, no load, no toggling inputs, TJ = 25C EP3C25 EP3C40 EP3C55 EP3C80 EP3C120 EP3C5 EP3C10 EP3C16 ICC D_PLL0 VCC D_PLL supply current (standby) VI = ground, no load, no toggling inputs, TJ = 25C EP3C25 EP3C40 EP3C55 EP3C80 EP3C120 EP3C5 EP3C10 EP3C16 ICC IO0 VCC IO supply current (standby) VI = ground, no load, no toggling inputs, TJ = 25C EP3C25 EP3C40 EP3C55 EP3C80 EP3C120 Notes to Table 1-4: (1) This value is specified for normal device operation. The value varies during device power-up. This applies for all V C CIO settings (3.3, 3.0, 2.5, 1.8, 1.5, and 1.2 V). (2) 10 A I/O leakage current limit is applicable when the internal clamping diode is off. A higher current can be the observed when the diode is on. (3) Maximum values depend on the actual TJ and design utilization. For maximum values, refer to the Excel-based PowerPlay EPE (www.altera.com/support/devices/estimator/cy3-estimator/cy3-power_estimator.html) or the Quartus II PowerPlay power analyzer feature. For more information about power consumption, refer to "Power Consumption" on page 1-14 for more information. Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics 1-7 Bus Hold Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode. Table 1-5 lists bus hold specifications for Cyclone III devices. Table 1-5. Cyclone III Devices Bus Hold Parameter (Note 1) VCC IO (V) Parameter Condition Min Bus-hold low, sustaining current Bus-hold high, sustaining current Bus-hold low, overdrive current Bus-hold high, overdrive current Bus-hold trip point Note to Table 1-5: (1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard. 1.2 Max Min 1.5 Max Min 1.8 Max Min 2.5 Max 3.0 Min Max 3.3 Min Max Unit VIN > VIL (maximum) 8 -- 12 -- 30 -- 50 -- 70 -- 70 -- A VIN < VIL (minimum) -8 -- -12 -- -30 -- -50 -- -70 -- -70 -- A 0 V < VIN < VCC IO -- 125 -- 175 -- 200 -- 300 -- 500 -- 500 A 0 V < VIN < VCC IO -- -125 -- -175 -- -200 -- -300 -- -500 -- -500 A -- 0.3 0.9 0.375 1.125 0.68 1.07 0.7 1.7 0.8 2 0.8 2 V OCT Specifications Table 1-6 lists the variation of OCT without calibration across process, temperature, and voltage. Table 1-6. Cyclone III Devices Series OCT without Calibration Specifications Resistance Tolerance Description VCCIO (V) 3.0 2.5 Series OCT without calibration 1.8 1.5 1.2 Commercial Max 30 30 +40 +50 +50 Industrial and Automotive Max 40 40 50 50 50 Unit % % % % % OCT calibration is automatically performed at device power-up for OCT enabled I/Os. (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-8 Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics Table 1-7 lists the OCT calibration accuracy at device power-up. Table 1-7. Cyclone III Devices Series OCT with Calibration at Device Power-Up Specifications Calibration Accuracy Description VCCIO (V) Commercial Max 3.0 Series OCT with calibration at device power-up 2.5 1.8 1.5 1.2 10 10 10 10 10 Industrial and Automotive Max 10 10 10 10 10 Unit % % % % % The OCT resistance may vary with the variation of temperature and voltage after calibration at device power-up. Use Table 1-8 and Equation 1-1 to determine the final OCT resistance considering the variations after calibration at device power-up. Table 1-8 lists the change percentage of the OCT resistance with voltage and temperature. Table 1-8. Cyclone III Devices OCT Variation After Calibration at Device Power-Up Nominal Voltage 3.0 2.5 1.8 1.5 1.2 Equation 1-1. (Note 1), (2), (3), (4), (5), (6) RV = (V2 - V1) x 1000 x dR/dV ----- (7) RT = (T2 - T1) x dR/dT ----- (8) For Rx < 0; MFx = 1/ (|Rx|/100 + 1) ----- (9) For Rx > 0; MFx = Rx /100 + 1 ----- (10) MF = MFV x MFT ----- (11) Rfinal = Rinitia l x MF ----- (12) Notes to Equation 1-1: (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) T2 is the final temperature. T1 is the initial temperature. MF is multiplication factor. Rfinal is final resistance. Rinitial is initial resistance. Subscript x refers to both V and T. RV is variation of resistance with voltage. RT is variation of resistance with temperature. dR/dT is the change percentage of resistance with temperature after calibration at device power-up. dR/dV is the change percentage of resistance with voltage after calibration at device power-up. V2 is final voltage. V1 is the initial voltage. dR/dT (%/C) 0.262 0.234 0.219 0.199 0.161 dR/dV (%/mV) -0.026 -0.039 -0.086 -0.136 -0.288 Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics 1-9 Example 1-1 shows you the example to calculate the change of 50 I/O impedance from 25C at 3.0 V to 85C at 3.15 V: Example 1-1. RV = (3.15 - 3) x 1000 x -0.026 = -3.83 RT = (85 - 25) x 0.262 = 15.72 Because RV is negative, MF V = 1 / (3.83/100 + 1) = 0.963 Because RT is positive, MFT = 15.72/100 + 1 = 1.157 MF = 0.963 x 1.157 = 1.114 Rfinal = 50 x 1.114 = 55.71 Pin Capacitance Table 1-9 lists the pin capacitance for Cyclone III devices. Table 1-9. Cyclone III Devices Pin Capacitance Symbol CIOTB CIOLR CLV DSLR CV REFLR (1) CV REFTB (1) CC LKTB CC LKLR Parameter Input capacitance on top/bottom I/O pins Input capacitance on left/right I/O pins Input capacitance on left/right I/O pins with dedicated LVDS output Input capacitance on left/right dual-purpose VREF pin when used as VREF or user I/O pin Input capacitance on top/bottom dual-purpose VREF pin when used as VREF or user I/O pin Input capacitance on top/bottom dedicated clock input pins Input capacitance on left/right dedicated clock input pins Typical - QFP 7 7 8 21 23 (2) 7 6 Typical - FBGA 6 5 7 21 23 (2) 6 5 Unit pF pF pF pF pF pF pF Notes to Table 1-9: (1) When VREF pin is used as regular input or output, a reduced performance of toggle rate and tC O is expected due to higher pin capacitance. (2) CVREFTB for EP3C25 is 30 pF. (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-10 Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics Internal Weak Pull-Up and Weak Pull-Down Resistor Table 1-10 lists the weak pull-up and pull-down resistor values for Cyclone III devices. Table 1-10. Cyclone III Devices Internal Weak Pull-Up and Weak Pull-Down Resistor Symbol Parameter Conditions VCC IO = 3.3 V 5% (2), (3) Value of I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled VCC IO = 3.0 V 5% (2), (3) VCC IO = 2.5 V 5% (2), (3) VCC IO = 1.8 V 5% (2), (3) VCC IO = 1.5 V 5% (2), (3) VCC IO = 1.2 V 5% (2), (3) VCC IO = 3.3 V 5% (4) VCC IO = 3.0 V 5% (4) R_P D Value of I/O pin pull-down resistor before and during configuration VCC IO = 2.5 V 5% (4) VCC IO = 1.8 V 5% (4) VCC IO = 1.5 V 5% (4) Notes to Table 1-10: (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pin. Weak pull-down feature is only available for JTAG TCK. (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than VCCIO . (3) R_P U = (VCCIO - VI )/I R_PU Minimum condition: -40C; VCC IO = VC C + 5%, VI = VCC + 5% - 50 mV; Typical condition: 25C; VCC IO = VC C, VI = 0 V; Maximum condition: 125C; VCCIO = VCC - 5% , VI = 0 V; in which VI refers to the input voltage at the I/O pin. (4) R_P D = VI /I R_PD Minimum condition: -40C; VCC IO = VC C + 5%, VI = 50 mV; Typical condition: 25C; VCC IO = VC C, VI = VCC - 5% ; Maximum condition: 125C; VCCIO = VCC - 5% , VI = VC C - 5% ; in which VI refers to the input voltage at the I/O pin. (Note 1) Min 7 7 8 10 13 19 6 6 6 7 8 Typ 25 28 35 57 82 143 19 22 25 35 50 Max 41 47 61 108 163 351 30 36 43 71 112 Unit k k k k k k k k k k k R_P U Hot Socketing Table 1-11 lists the hot-socketing specifications for Cyclone III devices. Table 1-11. Cyclone III Devices Hot-Socketing Specifications Symbol IIOPIN(DC ) IIOPIN(A C) Note to Table 1-11: (1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which C is I/O pin capacitance and dv/dt is the slew rate. Parameter DC current per I/O pin AC current per I/O pin Maximum 300 A 8 mA (1) Schmitt Trigger Input Cyclone III devices support Schmitt trigger input on TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signal with slow edge rate. Table 1-12 lists the hysteresis specifications across supported VCCIO range for Schmitt trigger inputs in Cyclone III devices. Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics 1-11 Table 1-12. Hysteresis Specifications for Schmitt Trigger Input in Cyclone III Devices Symbol Parameter Conditions VCC IO = 3.3 V VS CHM ITT Hysteresis for Schmitt trigger input VCC IO = 2.5 V VCC IO = 1.8 V VCC IO = 1.5 V Minimum 200 200 140 110 Typical -- -- -- -- Maximum -- -- -- -- Unit mV mV mV mV I/O Standard Specifications The following tables list input voltage sensitivities (V IH and VIL), output voltage (VOH and VOL), and current drive characteristics (IOH and IOL) for various I/O standards supported by Cyclone III devices. Table 1-13 through Table 1-18 provide the I/O standard specifications for Cyclone III devices. Table 1-13. Cyclone III Devices Single-Ended I/O Standard Specifications VCC IO (V) I/O Standard Min 3.3-V LVTTL (3) 3.3-V LVCMOS (3) 3.0-V LVTTL (3) 3.0-V LVCMOS (3) 2.5-V LVTTL and LVCMOS (3) 1.8-V LVTTL and LVCMOS 1.5-V LVCMOS 1.2-V LVCMOS 3.0-V PCI 3.0-V PCI-X Notes to Table 1-13: (1) For voltage referenced receiver input waveform and explanation of terms used in Table 1-13, refer to "Single-ended Voltage referenced I/O Standard" in "Glossary" on page 1-27. (2) AC load CL = 10 pF. (3) For more detail about interfacing Cyclone III devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL and LVCMOS I/O Systems. (Note 1), (2) VOL (V) Max 0.45 0.2 0.45 0.2 0.4 0.45 VO H (V) Min 2.4 VC CIO - 0.2 2.4 VC CIO - 0.2 2.0 VCC IO - 0.45 IO L (mA) 4 2 4 0.1 1 2 2 2 1.5 1.5 IO H (mA) -4 -2 -4 -0.1 -1 -2 -2 -2 -0.5 -0.5 VIL (V) Max 3.465 3.465 3.15 3.15 2.625 1.89 1.575 1.26 3.15 3.15 Min -- -- -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -- -- Max 0.8 0.8 0.8 0.8 0.7 0.35 * VCCIO 0.35 * VCCIO 0.35 * VCCIO 0.3 * VCCIO 0.35* VCCIO Min 1.7 1.7 1.7 1.7 1.7 0.65 * VCC IO 0.65 * VCC IO 0.65 * VCC IO 0.5 * VCC IO 0.5 * VCC IO VIH (V) Max 3.6 3.6 VC CIO + 0.3 VC CIO + 0.3 VC CIO + 0.3 2.25 VC CIO + 0.3 VC CIO + 0.3 VC CIO + 0.3 VC CIO + 0.3 Typ 3.3 3.3 3.0 3.0 2.5 1.8 1.5 1.2 3.0 3.0 3.135 3.135 2.85 2.85 2.375 1.71 1.425 1.14 2.85 2.85 0.25 * VC CIO 0.75 * VCC IO 0.25 * VC CIO 0.75 * VCC IO 0.1 * VCC IO 0.1 * VCC IO 0.9 * VC CIO 0.9 * VC CIO (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-12 Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics Table 1-14. Cyclone III Devices Single-Ended SSTL and HSTL I/O Reference Voltage Specifications I/O Standard SSTL-2 Class I, II SSTL-18 Class I, II HSTL-18 Class I, II HSTL-15 Class I, II HSTL-12 Class I, II (1) (2) (3) (4) (Note 1) VTT (V) (Note 2) VCC IO (V) Min 2.375 1.7 1.71 1.425 1.14 Typ 2.5 1.8 1.8 1.5 1.2 Max 2.625 1.9 1.89 1.575 1.26 Min 1.19 0.833 0.85 0.71 0.48 * VCC IO (3) 0.47 * VCC IO (4) VREF (V) Typ 1.25 0.9 0.9 0.75 0.5 * VC CIO (3) 0.5 * VC CIO (4) Max 1.31 0.969 0.95 0.79 0.52 * VCC IO (3) 0.53 * VCC IO (4) Min Typ VREF VREF 0.9 0.75 0.5 * VCC IO Max VREF + 0.04 VREF + 0.04 0.95 0.79 -- VREF - 0.04 VREF - 0.04 0.85 0.71 -- Notes to Table 1-14: For an explanation of terms used in Table 1-14, refer to "Glossary" on page 1-27. VTT of transmitting device must track VREF of the receiving device. Value shown refers to DC input reference voltage, VREF( DC) . Value shown refers to AC input reference voltage, VREF( AC ). Table 1-15. Cyclone III Devices Single-Ended SSTL and HSTL I/O Standards Signal Specifications I/O Standard SSTL-2 Class I SSTL-2 Class II SSTL-18 Class I SSTL-18 Class II HSTL-18 Class I HSTL-18 Class II HSTL-15 Class I HSTL-15 Class II HSTL-12 Class I HSTL-12 Class II VIL(DC) (V) Min -- -- -- -- -- -- -- -- -0.15 -0.15 Max VREF - 0.18 VREF - 0.18 VREF - 0.125 VREF - 0.125 VREF - 0.1 VREF - 0.1 VREF - 0.1 VREF - 0.1 VREF - 0.08 VREF - 0.08 Min VREF + 0.18 VREF + 0.18 VREF + 0.125 VREF + 0.125 VREF + 0.1 VREF + 0.1 VREF + 0.1 VREF + 0.1 VREF + 0.08 VREF + 0.08 VIH(DC ) (V) Max -- -- -- -- -- -- -- -- VCC IO + 0.15 VCC IO + 0.15 VIL(AC ) (V) Min -- -- -- -- -- -- -- -- -0.24 -0.24 Max VREF - 0.35 VREF - 0.35 VREF - 0.25 VREF - 0.25 VREF - 0.2 VREF - 0.2 VREF - 0.2 VREF - 0.2 VREF - 0.15 VREF - 0.15 Min VREF + 0.35 VREF + 0.35 VREF + 0.25 VREF + 0.25 VREF + 0.2 VREF + 0.2 VREF + 0.2 VREF + 0.2 VREF + 0.15 VREF + 0.15 VIH (A C) (V) Max -- -- -- -- -- -- -- -- VC CIO + 0.24 VC CIO + 0.24 VOL (V) Max VTT - 0.57 VTT - 0.76 VTT - 0.475 0.28 0.4 0.4 0.4 0.4 0.25 x VCC IO 0.25 x VCC IO VOH (V) Min VTT + 0.57 VTT + 0.76 VTT + 0.475 VC CIO - 0.28 VCC IO - 0.4 VC CIO - 0.4 VC CIO - 0.4 VC CIO - 0.4 0.75 x VC CIO 0.75 x VC CIO IOL (mA) 8.1 16.4 6.7 13.4 8 16 8 16 8 14 IOH (mA) -8.1 -16.4 -6.7 -13.4 -8 -16 -8 -16 -8 -14 f For more illustrations of receiver input and transmitter output waveforms, and for other differential I/O standards, refer to the High-Speed Differential Interfaces in Cyclone III Devices chapter. Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics 1-13 Table 1-16. Cyclone III Devices Differential SSTL I/O Standard Specifications VC CIO (V) I/O Standard Min SSTL-2 Class I, II SSTL-18 Class I, II 2.375 1.7 Typ 2.5 1.8 Max Min Max VCC IO VCC IO Min VCC IO /2 - 0.2 VCC IO/2 - 0.175 Typ -- -- Max VC CIO/2 + 0.2 VC CIO/2 + 0.175 Min Max 0.7 0.5 VCC IO VCC IO Min VC CIO/2 - 0.125 VC CIO/2 - 0.125 Typ -- -- Max VCC IO /2 + 0.125 VCC IO /2 + 0.125 2.625 0.36 1.90 0.25 VSwing(D C) (V) VX (A C) (V) VSw ing(AC ) (V) VOX (AC) (V) Table 1-17. Cyclone III Devices Differential HSTL I/O Standard Specifications VCC IO (V) I/O Standard Min HSTL-18 Class I, II HSTL-15 Class I, II HSTL-12 Class I, II 1.71 1.425 1.14 Typ 1.8 1.5 1.2 Max 1.89 1.575 1.26 Min 0.2 0.2 0.16 Max -- -- VC CIO Min 0.85 0.71 0.48 * VCC IO Typ -- -- -- Max 0.95 0.79 0.52 * VCC IO Min 0.85 0.71 0.48 * VC CIO (Part 1 of 2) VO D (mV) (3) Max Min Typ 1.80 1.80 1.55 1.80 1.80 1.55 1.80 1.80 247 1.55 1.80 1.80 247 1.55 -- -- -- -- -- -- -- -- 600 1.125 1.25 1.375 -- 600 1.125 1.25 1.375 -- -- -- -- -- -- -- -- -- -- -- -- Max Min VO S (V) (3) Typ Max Typ -- -- -- Max 0.95 0.79 0.52 * VCCIO VDIF(DC) (V) VX(A C) (V) VCM (D C) (V) VD IF(A C) (V) Mi n 0.4 0.4 0.3 Max -- -- 0.48 * VCCIO Table 1-18. Cyclone III Devices Differential I/O Standard Specifications (Note 1) I/O Standard LVPECL (Row I/Os) (4) VC CIO (V) Min Typ Max VID (mV) Min Max Min 0.05 2.375 2.5 2.625 100 -- 0.55 1.05 0.05 LVPECL (Column I/Os) (4) 2.375 2.5 2.625 100 -- 0.55 1.05 0.05 LVDS (Row I/Os) 2.375 2.5 2.625 100 -- 0.55 1.05 0.05 LVDS (Column I/Os) BLVDS (Row I/Os) (5) BLVDS (Column I/Os) (5) 2.375 2.5 2.625 100 -- 0.55 1.05 2.375 2.5 2.625 100 -- -- VIcM (V) (2) Condition DM AX 500 Mbps 500 Mbps DM AX 700 Mbps DM AX > 700 Mbps DM AX 500 Mbps 500 Mbps DM AX 700 Mbps DM AX > 700 Mbps DM AX 500 Mbps 500 Mbps DM AX 700 Mbps DM AX > 700 Mbps DM AX 500 Mbps 500 Mbps DM AX 700 Mbps DM AX > 700 Mbps -- 2.375 2.5 2.625 100 -- -- -- -- -- -- -- -- -- -- (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-14 Chapter 1: Cyclone III Device Data Sheet Electrical Characteristics Table 1-18. Cyclone III Devices Differential I/O Standard Specifications (Note 1) I/O Standard mini-LVDS (Row I/Os) (6) mini-LVDS (Column I/Os) (6) RSDS(R) (Row I/Os)(6) RSDS (Column I/Os) (6) PPDS(R) (Row I/Os) (6) PPDS (Column I/Os) (6) (1) (2) (3) (4) (5) (6) (Part 2 of 2) VO D (mV) (3) Max Min Typ -- 300 -- Max 600 Min 1.0 VO S (V) (3) Typ 1.2 Max 1.4 VC CIO (V) Min 2.375 Typ 2.5 Max 2.625 VID (mV) Min -- Max -- Min -- VIcM (V) (2) Condition -- 2.375 2.5 2.625 -- -- -- -- -- 300 -- 600 1.0 1.2 1.4 2.375 2.5 2.625 -- -- -- -- -- 100 200 600 0.5 1.2 1.5 2.375 2.5 2.625 -- -- -- -- -- 100 200 600 0.5 1.2 1.5 2.375 2.5 2.625 -- -- -- -- -- 100 200 600 0.5 1.2 1.4 2.375 2.5 2.625 -- -- -- -- -- 100 200 600 0.5 1.2 1.4 Notes to Table 1-18: For an explanation of terms used in Table 1-18, refer to "Transmitter Output Waveform" in "Glossary" on page 1-27. VIN range: 0 V VIN 1.85 V. RL range: 90 RL 110 . LVPECL input standard is only supported at clock input. Output standard is not supported. No fixed VIN , VOD , and VOS specifications for BLVDS. They are dependent on the system topology. Mini-LVDS, RSDS, and PPDS standards are only supported at the output pins for Cyclone III devices. Power Consumption You can use the following methods to estimate power for a design: the Excel-based EPE. the Quartus II PowerPlay power analyzer feature. The interactive Excel-based EPE is used prior to designing the device to get a magnitude estimate of the device power. The Quartus II PowerPlay power analyzer provides better quality estimates based on the specifics of the design after place-androute is complete. The PowerPlay power analyzer can apply a combination of userentered, simulation-derived, and estimated signal activities which, combined with detailed circuit models, can yield very accurate power estimates. f For more information about power estimation tools, refer to the Early Power Estimator User Guide and the PowerPlay Power Analysis chapter in volume 3 of the Quartus II Handbook. Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Switching Characteristics 1-15 Switching Characteristics This section provides the performance characteristics of the core and periphery blocks for Cyclone III devices. All data is final and is based on actual silicon characterization and testing. These numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. Core Performance Specifications Clock Tree Specifications Table 1-19 lists the clock tree specifications for Cyclone III devices. Table 1-19. Cyclone III Devices Clock Tree Performance Performance Device C6 EP3C5 EP3C10 EP3C16 EP3C25 EP3C40 EP3C55 EP3C80 EP3C120 Note to Table 1-19: (1) EP3C120 offered in C7, C8, and I7 grades only. Unit C7 437.5 437.5 437.5 437.5 437.5 437.5 437.5 437.5 C8 402 402 402 402 402 402 402 402 MHz MHz MHz MHz MHz MHz MHz MHz 500 500 500 500 500 500 500 (1) PLL Specifications Table 1-20 describes the PLL specifications for Cyclone III devices when operating in the commercial junction temperature range (0C to 85C), the industrial junction temperature range (-40C to 100C), and the automotive junction temperature range (-40Cto 125C). For more information about PLL block, refer to "PLL Block" in "Glossary" on page 1-27. Table 1-20. Cyclone III Devices PLL Specifications (Note 1) Symbol fIN (2) fINPF D fVC O (3) fINDUTY tINJITTER_C CJ (4) fOUT_EXT (external clock output) (2) Input clock frequency PFD input frequency PLL internal VCO operating range Input clock duty cycle Input clock cycle-to-cycle jitter FREF 100 MHz FREF < 100 MHz PLL output frequency (Part 1 of 2) Min 5 5 600 40 -- -- -- Typ -- -- -- -- -- -- -- Max 472.5 325 1300 60 0.15 750 472.5 Unit MHz MHz MHz % UI ps MHz Parameter (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-16 Chapter 1: Cyclone III Device Data Sheet Switching Characteristics Table 1-20. Cyclone III Devices PLL Specifications (Note 1) Symbol fOUT (to global clock) tOUTDUTY tLOCK tDLOCK (Part 2 of 2) Min -- -- -- 45 -- -- -- -- -- -- -- -- -- -- -- 10 -- -- Typ -- -- -- 50 -- -- -- -- -- -- -- -- -- -- -- -- 3.5 (6) -- Max 472.5 450 402.5 55 1 1 300 30 300 30 650 75 650 75 50 -- -- 100 Unit MHz MHz MHz % ms ms ps mUI ps mUI ps mUI ps mUI ps ns SCANCLK cycles MHz Parameter PLL output frequency (-6 speed grade) PLL output frequency (-7 speed grade) PLL output frequency (-8 speed grade) Duty cycle for external clock output (when set to 50%) Time required to lock from end of device configuration Time required to lock dynamically (after switchover, reconfiguring any non-post-scale counters/delays or areset is deasserted) Dedicated clock output period jitter FOUT 100 MHz FOUT < 100 MHz Dedicated clock output cycle-to-cycle jitter FOUT 100 MHz FOUT < 100 MHz Regular I/O period jitter FOUT 100 MHz FOUT < 100 MHz Regular I/O cycle-to-cycle jitter FOUT 100 MHz FOUT < 100 MHz Accuracy of PLL phase shift Minimum pulse width on areset signal. Time required to reconfigure scan chains for PLLs scanclk frequency tOUTJITTER_PERIOD_DEDC LK (5) tOUTJITTER_CCJ _DEDCLK (5) tOUTJITTER_PERIOD_IO (5) tOUTJITTER_CCJ _IO (5) tPLL_PSERR tARESET tCONF IGPLL fSC ANC LK Notes to Table 1-20: (1) VCC D_P LL should always be connected to VC CINT through decoupling capacitor and ferrite bead. (2) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard. (3) The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VC O post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the fV CO specification. (4) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source, which is less than 200 ps. (5) Peak-to-peak jitter with a probability level of 10-12 (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. (6) With 100 MHz scanclk frequency. Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Switching Characteristics 1-17 Embedded Multiplier Specifications Table 1-21 describes the embedded multiplier specifications for Cyclone III devices. Table 1-21. Cyclone III Devices Embedded Multiplier Specifications Resources Used Mode Number of Multipliers 9 x 9-bit multiplier 18 x 18-bit multiplier 1 1 C6 340 287 C7, I7, A7 300 250 C8 260 200 MHz MHz Performance Unit Memory Block Specifications Table 1-22 describes the M9K memory block specifications for Cyclone III devices. Table 1-22. Cyclone III Devices Memory Block Performance Specifications Resources Used Memory FIFO 256 x 36 M9K Block Single-port 256 x 36 Simple dual-port 256 x 36 CLK True dual port 512 x 18 single CLK Mode LEs 47 0 0 0 M9K Memory 1 1 1 1 C6 315 315 315 315 Performance C7, I7, A7 274 274 274 274 C8 238 238 238 238 Unit MHz MHz MHz MHz Configuration and JTAG Specifications Table 1-23 lists the configuration mode specifications for Cyclone III devices. Table 1-23. Cyclone III Devices Configuration Mode Specifications Programming Mode Passive Serial (PS) Fast Passive Parallel (FPP) (1) Note to Table 1-23: (1) EP3C40 and smaller density members support 133 MHz. DCLK Fm ax 133 100 Unit MHz MHz Table 1-24 lists the active configuration mode specifications for Cyclone III devices. Table 1-24. Cyclone III Devices Active Configuration Mode Specifications Programming Mode Active Parallel (AP) Active Serial (AS) DCLK Range 20 - 40 20 - 40 Unit MHz MHz (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-18 Chapter 1: Cyclone III Device Data Sheet Switching Characteristics Table 1-25 lists the JTAG timing parameters and values for Cyclone III devices. Table 1-25. Cyclone III Devices JTAG Timing Parameters Symbol tJC P tJC H tJC L tJP SU_TDI tJP SU_TM S tJP H tJP CO tJP ZX tJP XZ tJS SU tJS H tJS CO tJS ZX tJS XZ TCK clock period TCK clock high time TCK clock low time JTAG port setup time for TDI (2) JTAG port setup time for TMS (2) JTAG port hold time JTAG port clock to output (2) JTAG port high impedance to valid output (2) JTAG port valid output to high impedance (2) Capture register setup time (2) Capture register hold time Update register clock to output Update register high impedance to valid output Update register valid output to high impedance Parameter (Note 1) Min 40 20 20 1 3 10 -- -- -- 5 10 -- -- -- Max -- -- -- -- -- -- 15 15 15 -- -- 25 25 25 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns Notes to Table 1-25: (1) For more information about JTAG waveforms, refer to "JTAG Waveform" in "Glossary" on page 1-27. (2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS, the JTAG port clock to output time is 16 ns. Periphery Performance High-Speed I/O Specifications Table 1-26 through Table 1-31 list the high-speed I/O timing for Cyclone III devices. For definitions of high-speed timing specifications, refer to "Glossary" on page 1-27. Table 1-26. Cyclone III Devices RSDS Transmitter Timing Specifications C6 Symbol Modes Min x10 x8 fHSC LK (input clock frequency) x7 x4 x2 x1 10 10 10 10 10 10 Typ -- -- -- -- -- -- Max 180 180 180 180 180 360 Min 10 10 10 10 10 10 Typ -- -- -- -- -- -- Max 155.5 155.5 155.5 155.5 155.5 311 Min 10 10 10 10 10 10 Typ -- -- -- -- -- -- Max 155.5 155.5 155.5 155.5 155.5 311 MHz MHz MHz MHz MHz MHz (Note 1), (2) (Part 1 of 2) C7, I7 C8, A7 Unit Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Switching Characteristics 1-19 Table 1-26. Cyclone III Devices RSDS Transmitter Timing Specifications C6 Symbol Modes Min x10 x8 Device operation in Mbps x7 x4 x2 x1 tDUTY TCCS Output jitter (peak to peak) tRISE tFALL tLOCK (3) Notes to Table 1-26: (Note 1), (2) (Part 2 of 2) C7, I7 C8, A7 Unit Max 311 311 311 311 311 311 55 200 500 -- -- 1 Min 100 80 70 40 20 10 45 -- -- -- -- -- Typ -- -- -- -- -- -- -- -- -- 500 500 -- Max 311 311 311 311 311 311 55 200 550 -- -- 1 Mbps Mbps Mbps Mbps Mbps Mbps % ps ps ps ps ms Typ -- -- -- -- -- -- -- -- -- 500 500 -- Max 360 360 360 360 360 360 55 200 500 -- -- 1 Min 100 80 70 40 20 10 45 -- -- -- -- -- Typ -- -- -- -- -- -- -- -- -- 500 500 -- 100 80 70 40 20 10 45 -- -- -- -- -- -- -- -- 20 - 80%, CLOA D = 5 pF 20 - 80%, CLOA D = 5 pF -- (1) Applicable for true RSDS and emulated RSDS_E_3R transmitter. (2) True RSDS transmitter is only supported at output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated RSDS transmitter is supported at the output pin of all I/O banks. (3) tLOC K is the time required for the PLL to lock from the end of device configuration. Table 1-27. Cyclone III Devices Emulated RSDS_E_1R Transmitter Timing Specifications (Note 1) (Part 1 of 2) C6 Symbol Modes Min x10 x8 fHSC LK (input clock frequency) x7 x4 x2 x1 x10 x8 Device operation in Mbps x7 x4 x2 x1 tDUTY TCCS Output jitter (peak to peak) -- -- -- 10 10 10 10 10 10 100 80 70 40 20 10 45 -- -- Typ -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Max 85 85 85 85 85 170 170 170 170 170 170 170 55 200 500 Min 10 10 10 10 10 10 100 80 70 40 20 10 45 -- -- Typ -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Max 85 85 85 85 85 170 170 170 170 170 170 170 55 200 500 Min 10 10 10 10 10 10 100 80 70 40 20 10 45 -- -- Typ -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Max 85 85 85 85 85 170 170 170 170 170 170 170 55 200 550 MHz MHz MHz MHz MHz MHz Mbps Mbps Mbps Mbps Mbps Mbps % ps ps C7, I7 C8, A7 Unit (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-20 Chapter 1: Cyclone III Device Data Sheet Switching Characteristics Table 1-27. Cyclone III Devices Emulated RSDS_E_1R Transmitter Timing Specifications (Note 1) (Part 2 of 2) C6 Symbol Modes Min tRISE tFALL tLOCK (2) Notes to Table 1-27: (1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O banks. (2) tLOC K is the time required for the PLL to lock from the end of device configuration. C7, I7 Max -- -- 1 Min -- -- -- Typ 500 500 -- Max -- -- 1 Min -- -- -- C8, A7 Unit Typ 500 500 -- Max -- -- 1 ps ps ms Typ 500 500 -- 20 - 80%, CLOAD = 5 pF 20 - 80%, CLOAD = 5 pF -- -- -- -- Table 1-28. Cyclone III Devices Mini-LVDS Transmitter Timing Specifications (Note 1), (2) C6 Symbol Modes Min x10 x8 fHSC LK (input clock frequency) x7 x4 x2 x1 x10 x8 Device operation in Mbps x7 x4 x2 x1 tDUTY TCCS Output jitter (peak to peak) tRISE tFALL tLOCK (3) Notes to Table 1-28: (1) Applicable for true and emulated mini-LVDS transmitter. (2) True mini-LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated mini-LVDS transmitter is supported at the output pin of all I/O banks. (3) tLOC K is the time required for the PLL to lock from the end of device configuration. C7, I7 Max 200 200 200 200 200 400 400 400 400 400 400 400 55 200 500 Min 10 10 10 10 10 10 100 80 70 40 20 10 45 -- -- Typ -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Max 155.5 155.5 155.5 155.5 155.5 311 311 311 311 311 311 311 55 200 500 Min 10 10 10 10 10 10 100 80 70 40 20 10 45 -- -- C8, A7 Unit Typ -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Max 155.5 155.5 155.5 155.5 155.5 311 311 311 311 311 311 311 55 200 550 MHz MHz MHz MHz MHz MHz Mbps Mbps Mbps Mbps Mbps Mbps % ps ps Typ -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 10 10 10 10 10 10 100 80 70 40 20 10 45 -- -- -- -- -- 20 - 80%, CLOAD = 5 pF 20 - 80%, CLOAD = 5 pF -- -- -- -- 500 500 -- -- -- 1 -- -- -- 500 500 -- -- -- 1 -- -- -- 500 500 -- -- -- 1 ps ps ms Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Switching Characteristics 1-21 Table 1-29. Cyclone III Devices True LVDS Transmitter Timing Specifications (Note 1) C6 Symbol Modes Min x10 x8 fHSC LK (input clock frequency) x7 x4 x2 x1 x10 x8 HSIODR x7 x4 x2 x1 tDUTY TCCS Output jitter (peak to peak) tLOCK (2) Notes to Table 1-29: (1) True LVDS transmitter is only supported at the output pin of Row I/O (Banks 1, 2, 5, and 6). (2) tLOC K is the time required for the PLL to lock from the end of device configuration. C7, I7 Max 420 420 420 420 420 420 840 840 840 840 840 420 55 200 500 1 Min 10 10 10 10 10 10 100 80 70 40 20 10 45 -- -- -- Max 370 370 370 370 370 402.5 740 740 740 740 740 402.5 55 200 500 1 C8, A7 Unit Min 10 10 10 10 10 10 100 80 70 40 20 10 45 -- -- -- Max 320 320 320 320 320 402.5 640 640 640 640 640 402.5 55 200 550 1 MHz MHz MHz MHz MHz MHz Mbps Mbps Mbps Mbps Mbps Mbps % ps ps ms 10 10 10 10 10 10 100 80 70 40 20 10 45 -- -- -- -- -- -- -- Table 1-30. Cyclone III Devices Emulated LVDS Transmitter Timing Specifications (Note 1) (Part 1 of 2) C6 Symbol Modes Min x10 x8 fHSC LK (input clock frequency) x7 x4 x2 x1 x10 x8 HSIODR x7 x4 x2 x1 tDUTY -- 10 10 10 10 10 10 100 80 70 40 20 10 45 Max 320 320 320 320 320 402.5 640 640 640 640 640 402.5 55 Min 10 10 10 10 10 10 100 80 70 40 20 10 45 Max 320 320 320 320 320 402.5 640 640 640 640 640 402.5 55 Min 10 10 10 10 10 10 100 80 70 40 20 10 45 Max 275 275 275 275 275 402.5 550 550 550 550 550 402.5 55 MHz MHz MHz MHz MHz MHz Mbps Mbps Mbps Mbps Mbps Mbps % C7, I7 C8, A7 Unit (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-22 Chapter 1: Cyclone III Device Data Sheet Switching Characteristics Table 1-30. Cyclone III Devices Emulated LVDS Transmitter Timing Specifications (Note 1) (Part 2 of 2) C6 Symbol TCCS Output jitter (peak to peak) tLOCK (2) Notes to Table 1-30: (1) Emulated LVDS transmitter is supported at the output pin of all I/O banks. (2) tLOC K is the time required for the PLL to lock from the end of device configuration. C7, I7 Max 200 500 1 Min -- -- -- Max 200 500 1 C8, A7 Unit Min -- -- -- Max 200 550 1 ps ps ms Modes Min -- -- -- -- -- -- Table 1-31. Cyclone III Devices LVDS Receiver Timing Specifications (Note 1) C6 Symbol Modes Min x10 x8 fHSC LK (input clock frequency) x7 x4 x2 x1 x10 x8 HSIODR x7 x4 x2 x1 SW Input jitter tolerance tLOCK (2) Notes to Table 1-31: (1) LVDS receiver is supported at all banks. (2) tLOC K is the time required for the PLL to lock from the end of device configuration. C7, I7 Max 437.5 437.5 437.5 437.5 437.5 437.5 875 875 875 875 875 437.5 400 500 1 Min 10 10 10 10 10 10 100 80 70 40 20 10 -- -- -- Max 370 370 370 370 370 402.5 740 740 740 740 740 402.5 400 500 1 C8, A7 Unit Min 10 10 10 10 10 10 100 80 70 40 20 10 -- -- -- Max 320 320 320 320 320 402.5 640 640 640 640 640 402.5 400 550 1 MHz MHz MHz MHz MHz MHz Mbps Mbps Mbps Mbps Mbps Mbps ps ps ms 10 10 10 10 10 10 100 80 70 40 20 10 -- -- -- -- -- -- Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Switching Characteristics 1-23 External Memory Interface Specifications Cyclone III devices support external memory interfaces up to 200 MHz. The external memory interfaces for Cyclone III devices are auto-calibrating and easy to implement. f For more information about external memory system performance specifications, board design guidelines, timing analysis, simulation, and debugging information, refer to Literature: External Memory Interfaces. Table 1-32 lists the FPGA sampling window specifications for Cyclone III devices. Table 1-32. Cyclone III Devices FPGA Sampling Window (SW) Requirement - Read Side (Note 1) Column I/Os Memory Standard Setup DDR2 SDRAM DDR SDRAM QDRII SRAM DDR2 SDRAM DDR SDRAM QDRII SRAM DDR2 SDRAM DDR SDRAM QDRII SRAM DDR2 SDRAM DDR SDRAM QDRII SRAM DDR2 SDRAM DDR SDRAM QDRII SRAM Note to Table 1-32: (1) Column I/Os refer to top and bottom I/Os. Row I/Os refer to right and left I/Os. Wraparound mode refers to the combination of column and row I/Os. Row I/Os Setup C6 690 700 805 C7 770 795 910 C8 930 915 1065 I7 855 880 955 A7 1020 955 1105 Hold 640 650 755 715 740 855 870 855 1005 800 825 900 960 935 1045 Wraparound Mode Setup 850 870 905 985 970 1085 1115 1185 1210 1040 1000 1130 1145 1220 1250 Hold 800 820 855 930 915 1030 1055 1125 1150 985 945 1075 1085 1160 1190 Hold 550 535 735 650 620 845 720 740 990 710 690 890 745 820 1030 580 585 785 705 675 900 785 800 1050 765 745 945 805 880 1090 (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-24 Chapter 1: Cyclone III Device Data Sheet Switching Characteristics Table 1-33 lists the transmitter channel-to-channel skew specifications for Cyclone III devices. Table 1-33. Cyclone III Devices Transmitter Channel-to-Channel Skew (TCCS) - Write Side (Note 1) Memory Standard Column I/Os (ps) I/O Standard Lead SSTL-18 Class I SSTL-18 Class II SSTL-2 Class I SSTL-2 Class II 1.8 V HSTL Class I 1.8 V HSTL Class II SSTL-18 Class I SSTL-18 Class II SSTL-2 Class I SSTL-2 Class II 1.8 V HSTL Class I 1.8 V HSTL Class II SSTL-18 Class I SSTL-18 Class II SSTL-2 Class I SSTL-2 Class II 1.8 V HSTL Class I 1.8 V HSTL Class II SSTL-18 Class I SSTL-18 Class II SSTL-2 Class I SSTL-2 Class II 1.8 V HSTL Class I 1.8 V HSTL Class II SSTL-18 Class I SSTL-18 Class II SSTL-2 Class I SSTL-2 Class II 790 870 750 860 780 830 915 1025 880 1010 910 1010 1040 1180 1010 1160 1040 1190 961 1076 924 1061 956 1061 1092 1239 1061 1218 Lag C6 DDR2 SDRAM DDR SDRAM QDRII SRAM 380 490 320 350 410 510 C7 DDR2 SDRAM DDR SDRAM QDRII SRAM 410 545 340 380 450 570 C8 DDR2 SDRAM DDR SDRAM QDRII SRAM 440 600 360 410 490 630 I7 DDR2 SDRAM DDR SDRAM QDRII SRAM 431 572 357 399 473 599 A7 DDR2 SDRAM (2) DDR SDRAM 462 630 378 431 1092 1239 1061 1218 462 630 378 431 1192 1339 1161 1318 562 730 478 531 961 1076 924 1061 956 1061 431 572 357 399 473 599 1061 1176 1024 1161 1056 1161 531 672 457 499 573 699 1040 1180 1010 1160 1040 1190 440 600 360 410 490 630 1140 1280 1110 1260 1140 1290 540 700 460 510 590 730 915 1025 880 1010 910 1010 410 545 340 380 450 570 1015 1125 980 1110 1010 1110 510 645 440 480 550 670 790 870 750 860 780 830 380 490 320 350 410 510 890 970 850 960 880 930 480 590 420 450 510 610 Lead Lag Lead Lag Row I/Os (ps) (Part 1 of 2) Wraparound Mode (ps) Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Switching Characteristics 1-25 Table 1-33. Cyclone III Devices Transmitter Channel-to-Channel Skew (TCCS) - Write Side (Note 1) Memory Standard QDRII SRAM Column I/Os (ps) I/O Standard Lead 1.8 V HSTL Class I 1.8 V HSTL Class II 1092 1250 Lag 515 662 Lead 1092 1250 Lag 515 662 Row I/Os (ps) (Part 2 of 2) Wraparound Mode (ps) Lead 1192 1350 Lag 615 762 Notes to Table 1-33: (1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os. Wraparound mode refers to the combination of column and row I/Os. (2) For DDR2 SDRAM write timing performance on Columns I/O for C8 and A7 devices, 97.5 degree phase offset is required. Table 1-34 lists the memory output clock jitter specifications for Cyclone III devices. Table 1-34. Cyclone III Devices Memory Output Clock Jitter Specifications (Note 1), (2) Parameter Clock period jitter Cycle-to-cycle period jitter Duty cycle jitter Notes to Table 1-34: (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2 standard. (2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock network. Symbol tJIT(per) tJIT(cc) t JIT(duty) Min -125 -200 -150 Max 125 200 150 Unit ps ps ps Duty Cycle Distortion Specifications Table 1-35 lists the worst case duty cycle distortion for Cyclone III devices. Table 1-35. Duty Cycle Distortion on Cyclone III Devices I/O Pins C6 Symbol Min Output Duty Cycle Notes to Table 1-35: (1) Duty cycle distortion specification applies to clock outputs from PLLs, global clock tree, and IOE driving dedicated and general purpose I/O pins. (2) Cyclone III devices meet specified duty cycle distortion at maximum output toggle rate for each combination of I/O standard and current strength. (Note 1), (2) C8, A7 Unit Min 45 Max 55 % C7, I7 Max 55 Min 45 Max 55 45 OCT Calibration Timing Specification Table 1-36 lists the duration of calibration for series OCT with calibration at device power-up for Cyclone III devices. Table 1-36. Cyclone III Devices Timing Specification for Series OCT with Calibration at Device Power-Up (Note 1) Symbol tOCTC AL Notes to Table 1-36: (1) OCT calibration takes place after device configuration, before entering user mode. Description Duration of series OCT with calibration at device power-up Maximum Unit s 20 (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-26 Chapter 1: Cyclone III Device Data Sheet Switching Characteristics IOE Programmable Delay Table 1-37 and Table 1-38 list IOE programmable delay for Cyclone III devices. Table 1-37. Cyclone III Devices IOE Programmable Delay on Column Pins (Note 1), (2) Max Offset Parameter Paths Affected Pad to I/O dataout to core Pad to I/O input register I/O output register to pad Pad to global clock network Number of Settings Min Offset Fast Corner A7, I7 Input delay from pin to internal cells Input delay from pin to input register Delay from output register to output pin Input delay from dual-purpose clock pin to fan-out destinations Notes to Table 1-37: (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software. (2) The minimum and maximum offset timing numbers are in reference to setting `0' as available in the Quartus II software. Slow Corner C6 2.175 2.19 C7 2.32 2.387 C8 2.386 2.54 I7 2.366 2.43 A7 2.49 2.545 Unit C6 1.314 1.307 7 8 0 0 1.211 1.203 ns ns 2 0 0.479 0.504 0.915 1.011 1.107 1.018 1.048 ns 12 0 0.664 0.694 1.199 1.378 1.532 1.392 1.441 ns Table 1-38. Cyclone III Devices IOE Programmable Delay on Row Pins Paths Affected Pad to I/O dataout to core Pad to I/O input register I/O output register to pad Number of Settings Min Offset (Note 1), (2) Max Offset Parameter Fast Corner A7, I7 C6 1.314 1.312 C6 2.174 2.202 C7 2.335 2.402 Slow Corner C8 2.406 2.558 I7 2.381 2.447 A7 2.505 2.557 Unit Input delay from pin to internal cells Input delay from pin to input register Delay from output register to output pin 7 8 0 0 1.209 1.207 ns ns 2 0 0.51 0.537 0.962 1.072 1.167 1.074 1.101 ns Input delay from Pad to global dual-purpose clock pin clock network to fan-out destinations Notes to Table 1-38: 12 0 0.669 0.698 1.207 1.388 1.542 1.403 1.45 ns (1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software. (2) The minimum and maximum offset timing numbers are in reference to setting `0' as available in the Quartus II software Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet I/O Timing 1-27 I/O Timing You can use the following methods to determine the I/O timing: the Excel-based I/O Timing. the Quartus II timing analyzer. The Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get a timing budget estimation as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete. f The Excel-based I/O Timing spreadsheet is downloadable from Cyclone III Devices Literature website. Glossary Table 1-39 lists the glossary for this chapter. Table 1-39. Glossary (Part 1 of 5) Letter A B C D E F G H fHS CLK GCLK GCLK PLL HSIODR Term -- -- -- -- -- Input pin directly to Global Clock network. Input pin to Global Clock network through PLL. HIGH-SPEED I/O Block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI). Definitions -- -- -- -- -- HIGH-SPEED I/O Block: High-speed receiver/transmitter input and output clock frequency. I Input Waveforms for the SSTL Differential I/O Standard VIH VSWING VREF VIL (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-28 Chapter 1: Cyclone III Device Data Sheet Glossary Table 1-39. Glossary (Part 2 of 5) Letter Term Definitions TMS TDI t JCP t JCH TCK t JCL t JPSU_TDI t JPSU_TMS t JPH J JTAG Waveform tJPZX TDO tJSSU Signal to be Captured Signal to be Driven t JSH t JPCO t JPXZ tJSZX t JSCO t JSXZ K L M N O -- -- -- -- -- -- -- -- -- -- The following block diagram highlights the PLL Specification parameters. Switchover CLK CLKOUT Pins fOUT _EXT fIN Core Clock N fINPFD PFD CP LF VCO fVCO P PLL Block Counters C0..C4 fOUT GCLK Phase tap M Key Reconfigurable in User Mode Q -- -- Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Glossary 1-29 Table 1-39. Glossary (Part 3 of 5) Letter RL Term Definitions Receiver differential input discrete resistor (external to Cyclone III devices). Receiver Input Waveform for LVDS and LVPECL Differential Standards. Single-Ended Waveform Positive Channel (p) = VIH VID Negative Channel (n) = VIL VCM Ground R Receiver Input Waveform Differential Waveform (Mathematical Function of Positive & Negative Channel) VID 0V VID p -n RSKM (Receiver input skew margin) HIGH-SPEED I/O Block: The total margin left after accounting for the sampling window and TCCS. RSKM = (TUI - SW - TCCS) / 2. VCCIO VOH VIH (AC ) VIH(DC) VREF Single-ended Voltage referenced I/O Standard VIL(DC) VIL(AC ) S VOL VSS The JEDEC standard for SSTl and HSTL I/O standards defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing. SW (Sampling Window) HIGH-SPEED I/O Block: The period of time during which the data must be valid to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window. (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-30 Chapter 1: Cyclone III Device Data Sheet Glossary Table 1-39. Glossary (Part 4 of 5) Letter tC TCCS (Channelto-channel-skew) tcin tC O tcout tDUTY T tFA LL tH Timing Unit Interval (TUI) tINJITTER tOUTJITTER_DEDC LK tOUTJITTER_IO tpllcin tpllcout Term Definitions High-speed receiver/transmitter input and output clock period. HIGH-SPEED I/O Block: The timing difference between the fastest and slowest output edges, including t C O variation and clock skew. The clock is included in the TCCS measurement. Delay from clock pad to I/O input register. Delay from clock pad to I/O output. Delay from clock pad to I/O output register. HIGH-SPEED I/O Block: Duty cycle on high-speed transmitter output clock. Signal High-to-low transition time (80-20%). Input register hold time. HIGH-SPEED I/O block: The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = tC /w). Period jitter on PLL clock input. Period jitter on dedicated clock output driven by a PLL. Period jitter on general purpose I/O driven by a PLL. Delay from PLL inclk pad to I/O input register. Delay from PLL inclk pad to I/O output register. Transmitter Output Waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O Standards Single-Ended Waveform Positive Channel (p) = VOH VOD Negative Channel (n) = VOL Vos Transmitter Output Waveform Ground Differential Waveform (Mathematical Function of Positive & Negative Channel) VOD 0V VOD p -n tRISE tS U U -- Signal Low-to-high transition time (20-80%). Input register setup time. -- Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Glossary 1-31 Table 1-39. Glossary (Part 5 of 5) Letter VC M( DC) VDIF( AC ) VDIF( DC) VIC M VID VIH VIH(A C) VIH(DC ) VIL VIL ( AC ) VIL ( DC) VIN VOC M V VOD VOH VOL VOS VOX ( AC) VREF VREF (A C) VREF (DC ) VS WING (A C) VS WING (DC ) VTT VX ( AC) W X Y Z -- -- -- -- Term DC Common Mode Input Voltage. AC differential Input Voltage: The minimum AC input differential voltage required for switching. DC differential Input Voltage: The minimum DC input differential voltage required for switching. Input Common Mode Voltage: The common mode of the differential signal at the receiver. Input differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver. Voltage Input High: The minimum positive voltage applied to the input which is accepted by the device as a logic high. High-level AC input voltage. High-level DC input voltage. Voltage Input Low: The maximum positive voltage applied to the input which is accepted by the device as a logic low. Low-level AC input voltage. Low-level DC input voltage. DC input voltage. Output Common Mode Voltage: The common mode of the differential signal at the transmitter. Output differential Voltage Swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. VOD = VOH - VOL. Voltage Output High: The maximum positive voltage from an output which the device considers is accepted as the minimum positive high level. Voltage Output Low: The maximum positive voltage from an output which the device considers is accepted as the maximum positive low level. Output offset voltage: VOS = (VOH + VOL) / 2. AC differential Output cross point voltage: The voltage at which the differential output signals must cross. Reference voltage for SSTL, HSTL I/O Standards. AC input reference voltage for SSTL, HSTL I/O Standards. VREF (AC ) = VREF (DC) + noise. The peak-to-peak AC noise on VREF should not exceed 2% of VREF (DC). DC input reference voltage for SSTL, HSTL I/O Standards. AC differential Input Voltage: AC Input differential voltage required for switching. For the SSTL Differential I/O Standard, refer to Input Waveforms. DC differential Input Voltage: DC Input differential voltage required for switching. For the SSTL Differential I/O Standard, refer to Input Waveforms. Termination voltage for SSTL, HSTL I/O Standards. AC differential Input cross point Voltage: The voltage at which the differential input signals must cross. -- -- -- -- Definitions (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-32 Chapter 1: Cyclone III Device Data Sheet Document Revision History Document Revision History Table 1-40 lists the revision history for this chapter. Table 1-40. Document Revision History Date January 2010 December 2009 July 2009 Version 3.3 3.2 3.1 (Part 1 of 3) Changes Made Removed Table 1-32 and Table 1-33. Added Literature: External Memory Interfaces reference. Minor changes to the text. Minor edit to the hyperlinks. Changed chapter title from DC and Switching Characteristics to "Cyclone III Device Data Sheet" on page 1-1. Updated (Note 1) to Table 1-23 on page 1-17. Updated "External Memory Interface Specifications" on page 1-23. Replaced Table 1-32 on page 1-23. Replaced Table 1-33 on page 1-23. Added Table 1-36 on page 1-26. Updated "I/O Timing" on page 1-28. Removed "Typical Design Performance" section. Removed "I/O Timing" subsections. Updated chapter to new template. Updated Table 1-1, Table 1-3, and Table 1-18. Added (Note 7) to Table 1-3. Added the "OCT Calibration Timing Specification" section. Updated "Glossary" section. Updated Table 1-38. Added BLVDS information (I/O standard) into Table 1-39, Table 1-40, Table 1-41, Table 1-42. Updated Table 1-43, Table 1-46, Table 1-47, Table 1-48, Table 1-49, Table 1-50, Table 1-51, Table 1-52, Table 1-53, Table 1-54, Table 1-55, Table 1-56, Table 1-57, Table 1-58, Table 1-59, Table 1-60, Table 1-61, Table 1-62, Table 1-63, Table 1-68, Table 1-69, Table 1-74, Table 1-75, Table 1-80, Table 1-81, Table 1-86, Table 1-87, Table 1-92, Table 1-93, Table 1-94, Table 1-95, Table 1-96, Table 1-97, Table 1-98, and Table 1-99. June 2009 3.0 October 2008 2.2 July 2008 2.1 Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation Chapter 1: Cyclone III Device Data Sheet Document Revision History 1-33 Table 1-40. Document Revision History Date Version (Part 2 of 3) Changes Made Updated "Operating Conditions" section and included information on automotive device. Updated Table 1-3, Table 1-6, and Table 1-7, and added automotive information. Under "Pin Capacitance" section, updated Table 1-9 and Table 1-10. Added new "Schmitt Trigger Input" section with Table 1-12. Under "I/O Standard Specifications" section, updated Table 1-13, 1-12 and 1-12. Under "Switching Characteristics" section, updated Table 1-19, 1-15, 1-16, 1-16, 1-17, 1-18, 1-19, 1-20, 1-21, 1-21, 1-23, 1-23, 1-23, 1-24, and 1-25. Updated Figure 1-5 and 1-29. Deleted previous Table 1-35 "DDIO Outputs Half-Period Jitter". Under "I/O Timing" section, updated Table 1-38, 1-29, 1-32, 1-33, 1-26, and 1-26. Under "Typical Design Performance" section updated Table 1-46 through 1-145. Under "Core Performance Specifications", updated Tables 1-18 and 1-19. Under "Preliminary, Correlated, and Final Timing", updated Table 1-37. Under "Typical Design Performance", updated Tables 1-45, 1-46, 1-51, 1-52, 1-57, 1-58, Tables 1-63 through 1-68. 1-69, 1-70, 1-75, 1-76, 1-81, 1-82, Tables 1-87 through 1-92, Tables 1-99, 1-100, 1-107, and 1-108. Updated the CVREFTB value in Table 1-9. Updated Table 1-21. Under "High-Speed I/O Specification" section, updated Tables 1-25 through 1-30. Updated Tables 1-31 through 1-38. Added new Table 1-32. Under "Maximum Input and Output Clock Toggle Rate" section, updated Tables 1-40 through 1-42. Under "IOE Programmable Delay" section, updated Tables 1-43 through 144. Under "User I/O Pin Timing Parameters" section, updated Tables 1-45 through 1-92. Under "Dedicated Clock Pin Timing Parameters" section, updated Tables 1-93 through 1-108. Updated Table 1-1 with VESDHBM and VES DCDM information. Updated RCONF _PD information in Tables 1-10. Added Note (3) to Table 1-12. Updated tDLOC K information in Table 1-19. Updated Table 1-43 and Table 1-44. Added "Document Revision History" section. May 2008 2.0 December 2007 1.5 October 2007 1.4 July 2007 1.3 June 2007 1.2 Updated Cyclone III graphic in cover page. (c) January 2010 Altera Corporation Cyclone III Device Handbook, Volume 2 1-34 Chapter 1: Cyclone III Device Data Sheet Document Revision History Table 1-40. Document Revision History Date Version (Part 3 of 3) Changes Made Corrected current unit in Tables 1-1, 1-12, and 1-14. Added Note (3) to Table 1-3. Updated Table 1-4 with IC CINT0, I CCA 0, I CCD_P LL0, and IC CIO0 information. Updated Table 1-9 and added Note (2). Updated Table 1-19. Updated Table 1-22 and added Note (1). Changed I/O standard from 1.5-V LVTTL/LVCMOS and 1.2-V LVTTL/LVCMOS to 1.5-V LVCMOS and 1.2-V LVCMOS in Tables 1-41, 1-42, 1-43, 1-44, and 145. Updated Table 1-43 with changes to LVPEC and LVDS and added Note (5). Updated Tables 1-46, 1-47, Tables 1-54 through 1-95, and Tables 1-98 through 1-111. Removed speed grade -6 from Tables 1-90 through 1-95, and from Tables 1110 through 1-111. Added a waveform (Receiver Input Waveform) in glossary under letter "R" (Table 1-112). May 2007 1.1 March 2007 1.0 Initial release. Cyclone III Device Handbook, Volume 2 (c) January 2010 Altera Corporation |
Price & Availability of EP3C51
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |